

Lecture #3 Outline

- Announcements
- AVR Processor Resources
 - UART (Universal Asynchronous Receiver/Transmitter)
 - SPI (Serial Peripheral Interface)





Announcements

- Have you finished Lab #1?
 - Due date is: Monday, (5pm?)
- Lab#0
 - Research your ideas
 - Project Idea Discussion (arrange to meet)
 - Do you need a group
- In-Circuit Emulator (AVR-ICE)
 - Works like simulator but on real hardware
 - One station available, second one coming soon





Embedded System Design Laboratory

- Interrupts
- Timers
- UART (Universal Asynchronous Receiver/Transmitter)
- SPI (Serial Peripheral Interface)
- A/D Converters (Analog to Digital)
- Analog Comparator





AVR AT90S8515 Pinout

- General Purpose Ports
 - PORTA
 - PORTB
 - PORTC
 - PORTD
 - (Special Functions)
- Special Purpose Pins
 - Crystal (XTAL1/XTAL2)
 - RESET
 - ICP, OLE, OC1B
- Power (VCC/GND)

	33		_	
		0.	L	VAA
(TO) PB0	ц 1	40	H	YCC
(T1) PB1	2	39	Þ	PA0 (AD0)
(AINO) PB2	3	38	Þ	PA1 (AD1)
(AIN1) PB3	4	37	Þ	PA2 (AD2)
(88) PB4	5	36	Þ	PA3 (AD3)
(MOSI) PB5	8 1	35	Þ	PA4 (AD4)
(MISO) PB6	d 7	34	Þ	PA6 (ADB)
(SCK) PB7	8 1	33	Ь	PA6 (AD8)
RESET	9	32	Ь	PAT (ADT)
(RXD) PD0	d 10	31	Þ	ICP
(TXD) PD1	d 11	30	Þ	ALE
(INTO) PD2	다 12	29	Þ	OC1B
(INT1) PD3	d 13	28		PC7 (A15)
PD4	d 14	27		PC8 (A14)
(OC1A) PD5	c 10	26	Þ	PC5 (A13)
(WR) PD0	다 18	25		PC4 (A12)
(RD) PD7	너 17	24		PC3 (A11)
XTAL2	너 18	23	Þ	PC2 (A10)
XTAL1	너 16	22	Þ	PC1 (AB)
GND	20	21	Þ	PC0 (A8)



'8515 Functional Architecture

Embedded System Design Laboratory

- 32 Registers (R0-R31)
- 4K Prog ROM
- 512 bytes RAM
- 512 bytes EEPROM
- 32 I/O lines
- 13 Interrupts
- Lots of fun built-in peripherals







Embedded System Design Laboratory

- The UART, or Universal Asynchronous Receiver Transmitter, provides hardware support for a serial port on AVR processors
 - Signaling is compatible with PC/Mac/Unix serial (RS-232C)
- The UART provides:
 - Parallel-to-Serial and Serial-to-Parallel conversion
 - Start and Stop Bit framing
 - Parity Generation
 - Baud-Rate Generation (2400-115.2kbps at 3.686 or 7.37MHz)
 - Interrupts
 - Transmit Complete
 - Transmit Data Register Empty
 - Receive Complete



October 4, 2002

EE201 Serial Specification (RS-232C)

Embedded System Design Laboratory

- Data
 - Start bit
 - 6,7,8,9 data bits
 - Parity bit optional (E,O,M,S,N)
 - Stop bit
- Voltages
 - Processor outputs 0/5V logic-level signal
 - RS-232C uses +12V/-12V signal
 - Level-converter IC provided on STK500 (MAX202)





UART Registers

Embedded System Design Laboratory

- UDR (UART Data Register)
 - Write bytes to transmit
 - Read received bytes
- USR (UART Status Register)
 - Rx/Tx complete signal bits
 - Framing error, overflow signal bits
- UCR (UART Control Register)
 - Interrupt enable bits
 - Rx/Tx enable bits
 - Data format control bits
- UBRR (UART Baud Rate Register)
 - Baud rate generator division ratio

\$UD (\$2D)	SPUR	SPIE	SPE	DORD	MSTH	GPUL	UPHA	SPHI	SPHU	page 43
\$0C (\$2C)	UDR	UART I/O Data Register							page 47	
\$0B (\$2B)	USR	RXC	TXC	UDRE	FE	OR				page 48
\$0A (\$2A)	UCR	RXCIE	TXCIE	UDRIE	RXEN	TXEN	CHR9	RXB8	TXB8	page 48
\$09 (\$29)	UBRR	UART Baud Rate Register							page 50	
A	1000	100		100	1.01	1.010	1010	10101	10100	



October 4, 2002



UART Transmitting

- Send a byte by writing to UDR register
 - TXC bit in USR is set when the final bit has finished transmitting
 - Tx Complete interrupt triggered if enabled in the UCR
 - Must wait for current byte to finish transmitting before sending the next one





UART Receiving

Embedded System Design Laboratory

- How do I know a byte has arrived?
 - Watch the RXC bit in USR
 - Use the Rx Complete interrupt and write an ISR
- Read received bytes from the UDR
 UDR is double-buffered, but be sure to read it in time
-). Sampling Received Data







UART Baud Rate

Embedded System Design Laboratory

- Set by UBRR
- Varies with f_{CK}

$$\mathsf{BAUD} = \frac{f_{\mathsf{CK}}}{16(\mathsf{UBRR}+1)}$$

- BAUD = Baud rate
- f_{CK} = Crystal Clock frequency
- UBRR = Contents of the UART Baud Rate register, UBRR (0 255)

Baud Rate	3.2768	MHz	%Error	3.6864	MHz	%Error	4	MHz	%Error
2400	UBRR=	84	0.4	UBRR=	95	0.0	UBRR=	103	0.2
4800	UBRR=	42	0.8	UBRR=	47	0.0	UBRR=	51	0.2
9600	UBRR=	20	1.6	UBRR=	23	0.0	UBRR=	25	0.2
14400	UBRR=	13	1.6	UBRR=	15	0.0	UBRR=	16	2.1
19200	UBRR=	10	3.1	UBRR=	11	0.0	UBRR=	12	0.2
28800	UBRR=	6	1.6	UBRR=	7	0.0	UBRR=	8	3.7
38400	UBRR=	4	6.3	UBRR=	5	0.0	UBRR=	6	7.5
57600	UBRR=	3	12.5	UBRR=	3	0.0	UBRR=	3	7.8
76800	UBRR=	2	12.5	UBRR=	2	0.0	UBRR=	2	7.8
115200	UBRR=	1	12.5	UBRR=	া	0.0	UBRR=	া	7.8



October 4, 2002



UART Example Code

Embedded System Design Laboratory

- echo1.asm
 - Echos characters sent over serial port back to the sender
 - Shows setup of UART
 - Shows non-interrupt use of both serial receive and transmit
- echo2.asm
 - Echos only printable characters
 - Uses interrupt-driven receive
 - Implements a 50-byte receive buffer
 - Can be used as starter code for Lab#2
- Available on the course website





Embedded System Design Laboratory



Figure 3-10. Schematic of UART Pin Connections



October 4, 2002

Stanford University - EE281 Lecture #3





Serial Peripheral Interface

Embedded System Design Laboratory

- Allows transfer of information, 8 bits at a time, between microcontroller and any number of peripherals
- Read and Write operations happen simultaneously
- Using chip selects allows lots of peripherals to be connected to a single SPI bus at the same time
- Has no start/stop bit overhead
- High data rates: 250Kbit to 2Mbit/sec
- Common uses:
 - Inter-Processor Network
 - Sending MP3 data to MP3 decoders
 - Interfacing to external serial RAM/EEPROM/FLASH
 - Interfacing to serial graphic LCDs
 - Compatible with thousands of chips with SPI, Microwire, I2S, and other serial interfaces



October 4, 2002



SPI Connections

Embedded System Design Laboratory

AVR Microcontroller $\leftarrow \rightarrow$ PERIPHERAL

SPI Master-slave Interconnection







SPI Pins and Registers

- SPI Pins
 - MOSI (master out, slave in)
 - MISO (master in, slave out)
 - SCK (serial clock)
 - SS (slave select, optional)
- SPI Registers
 - SPDR (transferred data read/write register)
 - SPCR (control register)
 - SPSR (status register)
 - SPI Transfer Complete interrupt

