

Lecture #8: Lab 3

EE183 Pipelined Processor

Kunle Olukotun

Stanford EE183

February 3, 2003


Lab Stuff

- Lab #2 due Friday at 6pm
- I 'll be in the lab at 5pm or so for demos.
- Any questions?

System-on-Chip (SoC) Design Challenges


- > 100,000 gates/mm²
- Verification is a bottleneck
 - Increasing complexity
 - >70% of resources on verification
- Cost of bugs rising
 - 1 million mask cost
 - Extra design time
- Shorter time to market
 - Markets change
 - Standards change
- Need to increase designer productivity

RTL Design




- Datapath
 - Fixed purpose
 - consumes most of gates
- Control
 - Datapath sequencing
 - Error conditions
 - Communication
 - Control consumes most of verification time

Processor Based SOC



- Processors controls hardwired functions
- Memory level communication
 - Memory mapped I/O
 - VGA example
- More software development
- Added flexibility
 - Decreased design time
 - Adapt to changing standards
- Embedded processors
 - MIPS, ARM, PowerPC

Application Specific Instruction-set Processor (ASIP)



- Specialized datapath (FUs)
- Register level communication
- ISA changes
- Advantages
 - Raises design abstraction: C instead of Verilog
 - Eliminates most control logic
 - Added flexibility
- Configurable processors
 - Tensilica
 - ARC
- Final project


Processor Overview

- 12-bit RISC Microcontroller
 - What would having only 8 bits mean for addressing memory?
- 4 or 8 General Purpose Registers
 - 4 back in the days when we had a small FPGA ☺
- 43 Instructions
- 3 operand instructions
- 4 stage pipeline
- Register indirect addressing mode
 - What does this mean?

Why Design this Processor?

- Complex enough to be “interesting”
- Simple enough to complete in 2 weeks
- Pipelining is an important technique in digital design
- **Exciting!** Tell your friends and look cool at dinner parties

Processor Overview




Instruction Set Architecture (ISA)

- 8 General Purpose Registers
- ALU Instructions
 - 28 Instructions
 - 3 operands
- Control Transfer Instructions
 - 12 Instructions
 - Conditional/Unconditional branches
- Memory Instructions
 - 2 instructions
 - Load/Store

ALU Instructions I

ALU Instruction format



Arithmetic

<u>OP_{hex}</u>	<u>operation</u>	<u>mnemonic</u>
00	$C = A + B$	ADD <i>C, A, B</i>
01	$C = A + B + 1$	ADDINC <i>C, A, B</i>
02	$C = A$	PASSA <i>C, A</i>
03	$C = A + 1$	INCA <i>C, A</i>
04	$C = A - B - 1$	SUBDEC <i>C, A, B</i>
05	$C = A - B$	SUB <i>C, A, B</i>
06	$C = A - 1$	DECA <i>C, A</i>
07	$C = A$	PASSA <i>C, A</i>

ALU Instructions II

Shift Instructions

<u>OP_{hex}</u>	<u>operation</u>	<u>mnemonic</u>
08	$C = \text{Logical Shift Left}(A)$	LSL <i>C, A</i>
09	$C = \text{Arith Shift Right}(A)$	ASR <i>C, A</i>

Boolean Instructions


<u>OP_{hex}</u>	<u>operation</u>	<u>mnemonic</u>
10	$C = 0$	ZEROS <i>C</i>
11	$C = A \bullet B$	AND <i>C, A, B</i>
12	$C = A' \bullet B$	ANDNOTA <i>C, A, B</i>
13	$C = B$	PASSB <i>C, B</i>
14	$C = A \bullet B'$	ANDNOTB <i>C, A, B</i>
15	$C = A$	PASSA <i>C, A</i>
16	$C = A \oplus B$	XOR <i>C, A, B</i>
17	$C = A + B$	OR <i>C, A, B</i>
18	$C = A' \bullet B'$	NOR <i>C, A, B</i>
19	$C = A \oplus B'$	XNOR <i>C, A, B</i>
1A	$C = A'$	PASSNOTA <i>C, A</i>
1B	$C = A' + B$	ORNOTA <i>C, A, B</i>
1C	$C = B'$	PASSNOTB <i>C, B</i>
1D	$C = A + B'$	ORNOTB <i>C, A, B</i>
1E	$C = A' + B'$	NAND <i>C, A, B</i>
1F	$C = 1$	ONES <i>C</i>

Literal Instruction


Literal Instruction

<u>OP_{hex}</u>	<u>operation</u>	<u>mnemonic</u>
02	C = literal	LOADLIT C, <i>literal</i>

Old literal Instruction format




New literal Instruction format



Control Transfer Instructions

Conditional and unconditional jumps with absolute addresses

Instruction format



- Extra points for making conditional branch PC relative
- Requires assembler changes

Instructions

<u>OP_{bin}</u>	<u>operation</u>	<u>mnemonic</u>
00	Jump False	JF.cond JPC
01	Jump True	JT.cond JPC
10	Uncond. Jump	J JPC

<u>COND_{bin}</u>	<u>condition</u>	<u>mnemonic</u>
0100	ALU result negative	.NEG
0101	ALU result zero	.ZERO
0110	ALU carry	.CARRY
0111	ALU result negative or zero	.NEGZERO
0000	TRUE	.TRUE
1000	External Condition	.EXT


- Could add up to 8 external conditions

Condition codes are only set by ALU instructions

Memory Instructions

Register indirect addressing mode

Instruction format



Instructions


<u>OP_{hex}</u>	<u>operation</u>	<u>mnemonic</u>
08	C = Mem[A]	LOAD C, A
10	Mem[A] = B	STORE A, B

NOP Instruction

NOP instructions are useful in pipelined processors

Many different NOP instruction encodings are possible

NOP Jump False on condition TRUE: JF.TRUE 0x00



I/O Devices I

- VGA
 - Memory mapped I/O
 - Pick two addresses in processor address space
 - Addr1 = BRAM Address
 - Addr2 = BRAM data

```
STORE Addr1, X //Use X as BRAM location
LOAD  Addr2, A //Load from BRAM location
STORE Addr2, A //Store to BRAM location
```
- Use VGA
 - Manipulate a simple polygon on the display
 - Flash a square on and off
 - move a square from side to side
 - Design needs to run at least 25MHz


I/O devices II

- Connect free running counter to EXT
 - Choose 1 bit or multiple bits
 - Extra: use memory mapped I/O to reset
- Use EXT in timing loops


```
_LAB1 JF.EXT _LAB1 //spin waiting for posedge
      < Body of timing loop >
_LAB2 JT.EXT _LAB2 //spin waiting for negedge
      J      _LAB1
```

Instruction Execution Steps


- 4 Step Sequence
 - Step I Fetch instruction from Instruction Memory
 - Step R Read operands from registers (A, B)
 - Step E Execute instruction, set condition codes
 - Step W Write results to register C
- One stage per step
- Each instruction goes through all four stages
 - Assume each stage takes one clock cycle



Pipeline



Pipelined CPU Block Diagram




Bypassing/Forwarding

- Given the following code fragment

```

ADD R1, R2, R3
SUB R4, R1, R5
XXX
YYY
    
```

- What's going on in the pipeline?




- How many different types of data hazards are there?

Control Transfer


- Code fragment


```
00 ADD R1, R2, R3
01 JT.ZERO _taken
02 SUB R4, R5, R6
03 AND R7, R8, R1
...
_taken 11 NOR R7, R8, R1
```

- Branch Taken vs. Branch Not Taken



ASM183 (Assembler)



What do you get?

- Lab 3 Verilog
 - A lot of verilog given
 - Look through ALL of it
 - Some are not instantiated in the Lab 3 schematic
 - e.g. `boolean.v`
- ASM183
 - Perl assembler
 - Perl Handout
 - How many already know perl?