

Synchronization: Why care?
 Digital Abstraction depends on all signals in a system having a valid logic state
 Therefore, Digital Abstraction depends on reliable synchronization of external events







Mean Tin	ne Between Failures	
For a FF which is a metastab	we can compute its MTBF, a figure of merit related to ility.	
MTBF(t _r) =	$\begin{array}{c} {}_{\underline{e}}\left(t/\tau\right) & {}_{\overline{v}}\operatorname{resolution time (time since clock edge f sampling clock frequency a asynchronous event frequency \tau and T_{o} FF parameters$)
For a typical . ASIC library $t_r = 2.3 ns$ $\tau = 0.31 ns$ $T_o = 9.6 as$	25um y FF For f = 100MHz, MTBF = 20.1 days a = 1MHz	





Single Synchron	izer ana	alysis
 MTBF of this system i 	s roughly:	
$MTBF(t_r) = \frac{e^{(t_r/\tau)}}{T_o fa} \times \frac{e^{(t_r/\tau)}}{T_o f}$	For a typical ASIC librar	.25um y FF
MTBF = 9.57x10 ¹⁰ years Age of Earth = 5x10 ⁹ years	t, = 2.3ns τ = 0.31ns T _o = 9.6as	For f = 100MHz, a = 1MHz
 Can increase MTBF b stages 	y adding mo	ore series
	D Q SIG1 D	Q SIG2











Handshaking Rules
 Sender outputs data and THEN asserts REQ Receiver latches data and THEN asserts ACK Sender deasserts REQ, will not reassert it until ACK deasserts Receiver sees REQ deasserted deasserts ACK
Kecelver sees kLQ deasserted, deasserts ACK when ready to continue

Alternate Handshaking Scheme
 Previous example is known as 4-phase handshaking
 2-phase (or edge based) handshaking is also suitable
 s Sender outputs data and THEN changes state of REQ, will not change state of REQ again until after ACK changes state.
 Receiver latches data. Once receiver is ready for more it changes state of ACK.
 2-phase requires one bit of state be kept on each side of transaction. Used when FFs are inexpensive and reliable reset is available.







 FIFO pointer control FIFO is managed as a circular buffer using pointers. First write will occur at address 00h. Next write will occur at 01h. After writing at FFh, next write will wrap to 00h. Reads work the same way. First read will occur at address 00h 	WRITE PNTR A nbits of data nbits of data	
---	--	--

FIFO pointers and flow control
Generation of FULL and EMPTY signals.
s FIFO is FULL when write pointer catches read
pointer
always @(posedge clk1) FULL <= (WR_PNTR == RD_PNTR) && ((OLD_WR_PNTR + 1 == RD_PNTR) FULL)
s FIFO IS empty when read pointer catches write
always @(posedge clk2) EMPTY <= (WR_PNTR == RD_PNTR) && ((OLD_RD_PNTR + 1 == WR_PNTR) EMPTY) Write pointer and read pointer must never
pass each other.
s Write passing read overwrites unread data
s Read passing write re-reads invalid data



Pointer Sy	rnchronization
 Our pointers (when they s Applying a each bit of invalid poir Gray codin bit will cha 	s change in a very specific way change, they increment by 1) traditional two stage FF synchronizer on a binary pointer could cause a wildly nter value to be produced g the pointer value means at most one nge per cycle _ we can only be _off by
Binary Gray 000 000 010 001 010 011 € 100 110 101 111 111 110 111 100	CLK















Words to the wise
 Be wary of synchronizer schemes designed by others
 s Synopsys Designware DW04_sync multi-bit synchronizer DOES NOT WORK as a synchronizer
 Synthesizers might use dynamic FFs as synchronizers _ they don_t know the difference.
 Auto-placement tools must be told to place synchronizer FF pairs close together
BE PARANOID

Conclusions	
٠	Synchronizers are important. Synchronization failure is deadly and difficult to debug
۲	Synchronization requires careful design. Most CAD and logic tools CANNOT catch bad synchronizer designs.
۲	Design of synchronizer depends on performance level needed. Basic synchronizer of back-to-back FFs is the core design all others are based on.