
Lecture #10: Lab 3

The Infamous EE183 Pipelined Processor


Paul Hartke Phartke@stanford.edu Stanford EE183 May 8, 2002





Processor Overview

• 12-bit RISC Microcontroller

- What would having only 8 bits mean for the memory architecture?
- 4 or 8 General Purpose Registers
 - 4 back in the days when we had a small FPGA $\textcircled{\sc o}$
- 43 Instructions
- 3 operand instructions
- 4 stage pipeline
- Register indirect addressing mode
 - What does this mean?







Instruction Formats

• (Save trees and look at the Lab 3 handout)

